Abstract: An optical RAM row access gate followed by a column address selector for wavelength-division-multiplexing (WDM)-formatted words employing a single semiconductor optical amplifierVMach-Zehnder interferometer (SOA-MZI) is presented. RAM row access is performed by the SOA-MZI that grants random access to a 4-bit WDM-formatted optical word employing multiwavelength cross-phase-modulation (XPM) phenomena, whereas column decoding is carried out in a completely passive way using arrayed waveguide grating. Proof-of-concept experimental verification for both positive and negative logic access is demonstrated for 4 Â 10 Gb/s optical words, showing error-free operation with only 0.4-dBpeak-power penalty and requiring a power value of 25 mW/Gb/s.
Introduction
The last few years, the ever increasing gap between processor and memory speed forms a major bottleneck in further enhancing processing power, being referred to as the Memory Wall problem [1] . The origin of the Memory Wall lies mainly in the limited bandwidth of the processor-Random Access Memory (RAM) electrical interconnect lines as well as in the long access times exhibited by current electronic RAM devices. Following the significant progress in Silicon-on-Insulator (SOI)-based integrated optical waveguide technologies [2] that can resolve the processor-memory interconnect bandwidth, optical memories have been proposed as an alternative solution to the lowspeed electronic RAMs; several architectures of dynamic [3] and static optical RAM configurations [4] - [7] , as well as of all optical flip-flop (FF) memories [7] - [12] have been demonstrated with remarkable results in terms of speed [4] - [6] , power consumption [9] , [10] and footprint [5] , [8] , [9] .
However, the way from single-bit memory cells towards a fully operational multi-cell optical RAM bank requires the deployment of the complete set of additional peripheral modules, like the RAMsuch, each RAM cell can be selected by using its row and column coordinates, which are decoded by the Row (RD) and Column Decoder (CD) peripheral modules. A CD circuit is responsible for identifying the destination column of each bit encompassed in a word, while the RD defines the desired RAM row, as shown in Fig. 1(a) . Although an optical RAM RD and CD deployment version could in principle just mimic the architectures of the respective electronic RAM peripheral modules with active optical elements performing the logical Boolean operations [14] , [15] , the optical version of these elements allows for introducing the wavelength dimension in RAM layouts. This certainly adds one more degree of freedom in system parallelization enabling Wavelength Division Multiplexing (WDM) concepts into optical RAM architectures, leading to simpler optical RAM peripheral circuits with enhanced degree of hardware resource sharing. The concept of bringing WDM into optical RAMs has been introduced for the first time in [16] , where we demonstrated a multiwavelength SOA-XGM optical RAM row Access Gate (AG) exploiting WDM-formatting of the optical words and providing negative logic operation. By using a Semiconductor Optical Amplifier-MachZehnder Interferometer (SOA-MZI) and exploiting Cross Phase Modulation (XPM) instead of the SOA-XGM gate for the multi-wavelength access gating function, we have demonstrated more recently a multi-wavelength RAM Row AG with significantly improved performance characteristics [17] , again utilizing only negative-logic operation.
In this paper, we extend our work reported in [17] and we present a SOA-MZI-based multiwavelength AG followed by a completely passive CAS that provides both negative as well as positive logic access gating functionality at 10 Gb/s. A 4 Â 10 Gb/s optical word encoded on 8 different wavelengths, with every wavelength pair carrying the Bit and Bit information, enters the SOA-MZI-AG that blocks or allows access to the four complementary pairs of data depending on the value of the Access control signal, as shown in Fig. 1(b) . Column address selection is then carried out in a completely passive way by utilizing an Arrayed Waveguide Grating (AWG) at the output of the SOA-MZI for demultiplexing the word exiting the AG, so that every individual bit can then follow its distinct route to the corresponding column Flip-Flop-based storage cell. The use of SOA-MZI optical RAM row AG instead of the SOA-XGM-based implementation shown in [16] yields significant performance benefits and is being demonstrated for the first time to provide both negative and positive logic operation, yielding error-free operation for all 8 WDM channels with only up to 0.4 dB peak power penalty during negative logic operation and up to 1.4 dB peak power penalty when performing in positive logic. Positive logic operation can facilitate the control of an optical RAM row directly by a Read/Write optical signal without necessitating the use of additional stages for inverting the control logic, as would be the case with negative logic RAM row access. The capability of the proposed CAS scheme to drive optical flip-flops and perform both Read and Write operations in a complete optical RAM row is also validated through physical layer simulations for the case of a 1 Â 8 SOA-based RAM row configuration.
Experimental Setup
The experimental configuration of the WDM AG/CAS is shown in Fig. 2 , consisting of a hybridly integrated SOA-MZI gate and an AWG. Nine CWs at 1 À 8 and a wavelengths were launched into Ti:LiNbO3 modulators driven by a pseudo-random bit sequence (PRBS) pattern generator yielding four pairs of complementary 10 Gb=s 2 7 À 1 Non Return-to-Zero (NRZ) data sequences The 4-bit data are encompassed in eight complementary data streams to perform multiwavelength transmission through the SOA-MZI-AG, which is initially biased so that light exits through the G-port, termed as Unswitched (U)Vport. When an Access bit of logical B1[ is fed as a control signal, a differential -phase shift between the upper and lower MZI branch signal constituents is obtained due to XPM phenomenon, changing the switching state of the MZI-AG. The WDM-encoded word then exits through the F-port, hereinafter termed as Switched (S)Vport, performing a multi-wavelength switching operation.
An AWG with a 3 dB bandwidth of 0.65 nm can be placed at either of the outputs of the MZI-AG to filter and demultiplex the Bit and Bit signal, thus decoding each wavelength pair to a separate column line. In the case of decoding the data output at the U-port, access is granted during the unswitching operation of the MZI-AG. This results in Bit and Bit streams reaching the RAM row only when the Access bit has a B0[ logical value, indicating negative logic access operation. On the contrary, a positive logic access operation is accomplished when connecting the S-port of the SOA-MZI to the AWG-CAS. Access is then granted to the RAM row only when the Access bit has a B1[ logical value. Both output ports are demultiplexed and monitored here in order to evaluate both access logic operation conditions. The SOA-MZI gate features two 1600 m long SOAs of 18 mW saturation output power and G 80 ps recovery time.
Experimental Results
The operation of the WDM-CAS was evaluated at 10 Gb/s for all 8 incoming NRZ input signals, in both positive and negative logic, with the obtained experimental results depicted in Fig. 3 . Fig. 3 The eye diagram of the 6 À Bit signal at the input port B of the MZI-AG and the input Access signal at D port are presented in Fig. 3 (e) and (f) respectively, and Fig. 3 (g) and (h) depict the output eye diagrams at the U and S port respectively. As can be noticed in Fig. 3(g) , two different pulse shapes are obtained during negative access operation, having slightly different rise times. The slower rise time output pulses originate from input pulses that enter the SOA-MZI just after a strong access bit has propagated through the SOA, so that they experience the gain and subsequently phase recovery time of the SOA. The same effect yields a small triangular pulse area directly below the eye diagram crossing point when operating as a positive logic device, as can be observed in Fig. 3(h) . The optical spectrum of the 4-bit WDM encoded word at the input of the MZI-AG is shown in Fig. 3(i) . All eight input channels follow a decreasing power level, which compensates the wavelength dependence of the SOA-gain profile and allows for equal power levels at the SOA output, as depicted in Fig. 3(j) .
The output eye diagrams of all eight data streams at the AWG-CAS outputs are recorded in both logic operations, when the 4-bit WDM encoded words undergo the XPM operation of the Access enabling signal. All 8 output data channels exhibit open eyes with an average Extinction Ratio (ER) of 8.3 dB and an Amplitude Modulation (AM) of approximate 0.7 dB at the U port as shown in Fig. 4(a) , compared to an ER of 9.1 dB and an AM of approximate 0.9 dB at the S port, as shown in Fig. 4(b) . The obtained results were recorded for average signal powers of approximately 50 W for all Bit and Bit data signals and 450 W for the Access signal, while the two SOAs of the MZI were driven by 300 and 200 mA current. Successful multi-wavelength operation of the CAS has been also supported by typical Bit Error Rate (BER) measurements versus average signal power shown in Fig. 5 for all data signals in data output and back-to-back (B2B) configuration. In case of negative logic, as shown in Fig. 5(a) and (b), the BER curves reveal a negative power penalty of À2.6 dB and À3 dB at the 10 À9 error free operating condition for the Bit and Bit respectively, while in the case of positive logic, shown in Fig. 5(c) and (d), negative power penalties of À1.7 dB and À1.5 dB were observed.
However, a power penalty estimation and a direct comparison between the two logic operations should only be based on the peak powers of the input and output signals. This owes to the switching operation that inevitably provides only a fraction of original input data pulses at the SOA-MZI output [17] . Although all input Bit and Bit signals follow a 2 7 À 1 PRBS pattern, carrying 50% data pulses of logical B1[, approximately half of these input pulses are Bblocked[ by the switching operation caused by the enabling Access signal pulses. This yields an output signal with decreased logic B1[ data distributions, carrying approximately 25% data pulses of logical B1[ and therefore lower levels of average power entering the BER tester. As shown in the BER curves versus the received peak power in Fig. 5 (e)-(h), peak power penalties of 1.3 dB for Bit and 1.4 dB for Bit were observed in the case of positive logic operation, compared to the 0.4 dB and 0.1 dB respectively for negative logic operation, all estimated at the 10 À9 error free operating condition. The main reason for the lower quality BER performance when operating in positive logic is probably the pulse widening of the S-port output pulses that owes to the SOA gain recovery. As shown in the eye diagrams of Fig. 4(b) , two different levels of trailing edges emerge; input pulses entering the SOA-MZI immediately after a strong Access pulse has left the optical switch will have a fraction of their leading-edge power switched to the S-port, forming in this way an enhanced tail for their preceding switched pulse waveform. At the same time, the same leading-edge pulse power fraction gets removed from the pulse waveform that emerges at the U-port, so that this pulse appears to have a shorter duration than the original pulses. As such, all U-port output pulses reside within the original bit-period boundaries, which is not the case for the S-port pulse sequence.
The small power penalty values reveal actually also a negligible inter-channel crosstalk that stems from the use of complementary Bit and Bit data streams, acting in this way as effective CW signals in the SOA-MZI, as they provide a continuously constant power level inside the SOAs. At this point, it should be mentioned that multiwavelength operation of SOA-based XPM gates has been already presented in the literature, targeting however only multi-wavelength conversion and NRZ-to-RZ format conversion applications [18] , [19] . In our setup, it is the first time to our knowledge where multi-wavelength true ON/OFF gating operation between multi-wavelength input channels and one control channel is presented, with both input and control signals interacting through one-to-many-channel non-linear phenomena, while carrying true data information.
Simulation Results
As data capacities of multi-cell RAM bank memories are usually quantized in Bytes of 8-bit, a 1-Byte WDM RAM row adopting the proposed scheme would require 16 wavelengths. In order to evaluate the suitability of the MZI-AG output pulses to drive successfully a 8-bit Flip-Flop row and complete the optical RAM row storage function, the CAS scheme has been evaluated in a 1 Â 8 RAM row configuration for both Logic operations through physical layer simulations using VPI Photonics Software suite. The simulation setup is illustrated in Fig. 6(a) Fig. 6(b) , while decorrelated and synchronized at bit-level 2 8 À 1 PRBS data sequences were used both for the data as well as for the Access enabling signal. The simulation revealed successful Write and Read operations at 10Gb/s without experiencing any serious synchronization issues for the Read out data despite the jitter-effects being evident on the SOA-MZI-AG output pulses, as shown in the simulation traces in Fig. 6(c) . Read and Write operations are distinct functionalities and are never performed simultaneously, meaning that any time-skew effects appearing on the pulses that are written to the FF will not be translated into degraded Read out data pulses. When Write operation is targeted ðR=W ¼ 1Þ and access is granted ðAccess ¼ 0Þ, marked with a yellow shade in Fig. 6(c) , the 1 and 2 data are being transmitted forming the Set and Reset pulses for the optical FF, as depicted in row (iv) of Fig. 6(c) . These pulses will then be written to the FF, with the main target during Write operation being the successful change of the optical FF state within the same bit-slot and before the next R/W pulse arrives to dictate the operational mode in the next bit-slot. To this end, the new state of the Flip-Flop is being Read (R=W ¼ 0, Access ¼ 0) at the next bit slot, marked with a green shade in Fig. 6(c) . By comparing the Write and Read Traces in Fig. 6(c) , it is clearly shown that although the Write Traces in Fig. 7(c) -v experience some jitter and a short delay when changing between 1 and 2 states, the Read out data of Fig. 6(c) -vi are still read in a synchronous manner alleviating the jitter due to the recovery time of the SOA.
The evaluation of consecutive Read/Write pulses is also supported by the simulation eyes diagrams, depicted in Fig. 6(d)-(i) for one of the eight FFs and for both Logic operations. The MZI-AG outputs in the U and S ports for wavelength 1 are respectively shown in Fig. 6(d) and (e), demonstrating similar performance characteristics with the experimental eye diagrams of Fig. 4 and having also here two different levels of rise-and fall-times at the U-and S-port pulses, respectively. These two different rise/fall-time levels are translated into respective time-skew of the corresponding pulses written into the FF, as shown in Fig. 7(f)-(g) , that illustrates the eye diagram monitored at FF#1 port of the optical FF device shown in Fig. 6(b) . However, the Read out data exhibit open eyes and less than 5ps jitter, as shown in Fig. 7(h) and (i), with FF outputs being read in a synchronous manner, not being affected by the synchronization issues of the Write operation. Since the different rise/fall-time levels come during the Write-mode operation, while Read-mode operation is inevitably carried out in different bit-slots, the leading and trailing edge time-skew issues will never get transferred to the Read out data. Similar eyes were obtained for all 8 FFs, in all cases yielding clearly open eyes without any significant pulse synchronization issues.
Discussion
Our SOA-MZI-based optical RAM row access gate followed by the WDM-enabled all-passive CAS unit demonstrates the potential of photonics technology to release a new dimension, i.e., wavelength, in the traffic multiplexing schemes employed so far in conventional RAM layouts. The commonly nowadays approach towards increasing the bandwidth in current electronic RAMs relies on spatial multiplexing schemes through Bwider[ memory bus for transmitting more information simultaneously [13] . The introduction of WDM in RAM circuitry provides one additional bandwidth enhancement factor, as it has been the case in the optical networking area during the last decades. The TDM and spatial multiplexing schemes employed in the electronic data buses can be replaced by WDM-based implementations, where a single wire can carry all necessary data bits with every bit being transmitted at a different wavelength. Moreover, the three multiplexing schemes can even act collaboratively so as to yield an optimal utilization degree for each of them towards achieving the optimum balance between cost, complexity, speed, footprint and power consumption. The cost and energy consumption benefits when WDM is transferred in the optical interconnect domain have been also already identified and proposed in several photonic Network-on-Chip implementations [21] , [22] , where WDM has been utilized so far for packet-level multiplexing, while benchmarks for the highest Network-on-Chip (NoC) baseline bandwidth indicate the use of 24 and 32 wavelengths for a sustainable system performance [23] , [24] .
Additionally, the introduction of WDM formatted words and the proposed technique for all-passive CAS are fully compatible with hybrid TDM/spatial multiplexing/WDM architectures, so that hybrid CAS techniques can be employed when very long data words are used. In this case a hybrid spatial multiplexing/WDM scenario of 1 Â 32 RAM row proves to be more cost and/or power efficient, a possible alternative architecture could include the 32bit RAM row divided in four different 8-bit sectors/column-banks, as shown in Fig. 7 . In this way, column bank selection could be performed by conventional active column decoding circuitry in order to forward the incoming 8-bit fields over one of the four discrete optical wires to the appropriate column bank, where subsequently allpassive column selection will be carried out based on the proposed WDM all-passive technique. As such, each of the four sectors constitutes the basic building block of the hybrid approach that utilizes the proposed concept. Although this would still require some active column pre-decoding circuitry for the Column-Bank-Selector, it simplifies significantly the data words employed.
The introduction of WDM significantly increases also the degree of hardware sharing, offering an additional cost and energy saving factor. The proposed all-passive CAS unit relaxes the need for active circuitry in CAS operation and increases the degree of hardware resource sharing by requiring only one AG for multiple RAM cells residing along a complete RAM row, instead of the two AGs required per RAM cell in the electronic architectures. At the same time, our layout does not impose any extra requirements with respect to the data transmitter/receiver (Tx/Rx) units, which can eventually rely on WDM VCSEL arrays [30] , [31] and will be employed at the processor interface even if only a simple optical processor-memory interconnection scenario is assumed, as already proposed and demonstrated in several research attempts so far [25] - [28] .
The proposed SOA-based RAM row access gate and all-passive CAS module implementation consumes 25 mW/Gb/s in our experimental demonstration, given the approximately 1 W of electrical power required by the SOAs and the use of 4-channel words with a total throughput of 40 Gb/s, corresponding to an energy efficiency of 25 pJ/bit per clock cycle at 10 Gb/s. This value can be reduced even orders of magnitude for an efficiency of 0.15 pJ/bit, when moving to more sophisticated III-V-on-SOI switches that require only a few mWs to operate [29] instead of 1 W of the SOAs, which combined with ultra-low power FFs [9] , [10] and RAM cells [5] could lead to energy efficiencies comparable to electronics [32] . To this end, our scheme can lead to power-efficient CAS and RAM access solutions, extending the optical link between processor and electronic cache memory up to the memory periphery at speeds not being offered by respective electronic memory access and CAS configurations. Assuming, in addition, that optical RAM bank implementations might be adopted for replacing electronic RAMs in order to offer the speed and power consumption advantages of optical RAM and optical FF technology [4] - [12] , the proposed CAS configuration forms a promising architecture for bridging the optical processor-memory transmission link with the optical RAM bank. In this scenario, all necessary to-and from-memory interconnect infrastructure will have to be replaced by optical technologies as is already attempted in several research approaches so far [25] - [28] , highlighting the important speed, latency and power consumption benefits compared to electronic interconnect schemes. It should be noted that an integrated version of the proposed scheme could employ compact silicon-based AWG components [33] , [34] , or even silicon ring-resonator-based demultiplexer configurations [36] , [37] for the CAS demultiplexing stage, instead of the discrete and fiber-pigtailed AWG element used in our experiment, offering the perspective for a completely integrated and compact device when combined with III-V-on-SOIswitch-based access gate [29] .
Conclusion
We have demonstrated experimentally a complete optical RAM CAS circuit using a multiwavelength SOA-MZI ON/OFF AG followed by an AWG demultiplexer, providing WDM access control and passive column selection for WDM-formatted optical words in RAM row architectures. Our scheme has been experimentally shown to operate error-free for 4 Â 10 Gb/s optical words encoded on 8 different wavelength channels with peak power penalties of 1.4 dB and 0.4 dB for positive and negative logic operation, respectively. Simulations confirm that the proposed technique can be expanded up to at least 16 channels with suitable FWM suppression algorithms [18] - [20] , while it can be also used in hybrid column decoding platforms, targeting utilization even in 1 Â 32 RAM row architectures with very long incoming WDM words.
